Regviz

Espressif Systems /ESP32-P4 /JPEG /STATUS0

Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text Text

Interpret as STATUS0

Share

Cut and paste this URL to share the unmodified register and value:

https://regviz.com/r/Espressif Systems/ESP32-P4/JPEG/STATUS0#0x0

31 2827 2423 2019 1615 1211 87 43 0 0 0 0 0 0 0 0 00 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0BITSTREAM_EOF_VLD_CNT 0DCTOUT_ZZSCAN_ADDR 0QNRVAL_ZZSCAN_ADDR 0REG_STATE_YUV

Description

Trace and Debug registers

Fields

BITSTREAM_EOF_VLD_CNT

the valid bit count for last bitstream
DCTOUT_ZZSCAN_ADDR

the zig-zag read addr from dctout_ram
QNRVAL_ZZSCAN_ADDR

the zig-zag read addr from qnrval_ram
REG_STATE_YUV

the state of jpeg fsm

Links

()

Register License

Copyright 2024 Espressif Systems (Shanghai) PTE LTD

Licensed under the Apache License, Version 2.0 (the “License”); you may not use this file except in compliance with the License. You may obtain a copy of the License at

http://www.apache.org/licenses/LICENSE-2.0

Unless required by applicable law or agreed to in writing, software distributed under the License is distributed on an “AS IS” BASIS, WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied. See the License for the specific language governing permissions and limitations under the License.

 ()

Register Reference

https://github.com/cmsis-svd/cmsis-svd-data